Back to Results
First PageMeta Content
Electronic engineering / Electronic design automation / Design / Formal methods / Electronics / Electronic design / Formal equivalence checking / Formal verification / High-level synthesis / Integrated circuit design / Register-transfer level / Invariant


Formal Verification for High-Assurance Behavioral Synthesis Sandip Ray1 , Kecheng Hao2 , Yan Chen3 , Fei Xie2 , and Jin Yang4 1 Department of Computer Sciences, University of Texas at Austin, Austin, TX 78712
Add to Reading List

Document Date: 2011-07-23 03:32:42


Open Document

File Size: 362,73 KB

Share Result on Facebook