Inside Front Cover: Defect Tolerance and Nanomechanics in Transistors that Use Semiconductor Nanomaterials and Ultrathin Dielectrics (Adv. Funct. Mater)

First Page		Document Content
Date: 2008-09-08 15:02:12 Chemistry Semiconductor device fabrication Inorganic compounds Electronic engineering Thin film deposition High- dielectric Transistors Crystalline silicon Wafer Silicon on insulator Atomic layer deposition Gallium arsenide		Inside Front Cover: Defect Tolerance and Nanomechanics in Transistors that Use Semiconductor Nanomaterials and Ultrathin Dielectrics (Adv. Funct. Mater) Add to Reading List Source URL: rogers.matse.illinois.edu Download Document from Source Website File Size: 704,94 KB Share Document on Facebook

	KNMF Laboratory for Micro- and Nanostructuring Atomic-Layer-Deposition (ALD) The full-fledged research atomic-layer-deposition (ALD) system, model Picosun SUNALE R-200 Advanced, is featuring a hot wall DocID: 1uBFb - View Document
	Journal of Undergraduate Research 7, Atomic Layer Deposition of Zirconium Oxide on Copper Patterned Silicon Substrate Jaya Parulekar Department of Chemical and Biological Engineering, Illinois Institute of DocID: 1sBp0 - View Document
	Journal of Undergraduate Research 5, Selective Atomic Layer Deposition of TiO2 on Silicon/Copper-patterned Substrates Abigail Jablansky Department of Chemical and Biomolecular Engineering, University of Pennsyl DocID: 1rSQj - View Document
	Journal of Undergraduate Research 2, Atomic Layer Deposition of Hafnium Oxide on Silicon and Polymer Fibers at Temperatures below 100◦ C K.C. Kragh Department of Physics and Optical Engineering, Rose-Hulman I DocID: 1rFVW - View Document
	LETTER pubs.acs.org/NanoLett Robust, Functional Nanocrystal Solids by Infilling with Atomic Layer Deposition Yao Liu,†,‡ Markelle Gibbs,†,‡ Craig L. Perkins,§ Jason Tolentino,† Mohammad H. Zarghami,†,‡ DocID: 1ryXq - View Document