Date: 2013-04-15 04:52:48Applied mathematics Computer science Model checkers Formal methods Logic in computer science Formal verification Model checking State transition system Uppaal Model Checker Models of computation Theoretical computer science Automata theory | | A Loop Acceleration Technique to Speed Up Verification of Automatically-Generated Plans Robert P. Goldman and Michael J.S. Pelican and David J. Musliner SIFT, LLC 211 N. First St. Minneapolis, MN 55401Add to Reading ListSource URL: icaps11.icaps-conference.orgDownload Document from Source Website File Size: 383,04 KBShare Document on Facebook
|