Chip

Results: 7989



#Item
31Lab on a Chip View Article Online Published on 04 MarchDownloaded by Stanford University on:35:41. PAPER

Lab on a Chip View Article Online Published on 04 MarchDownloaded by Stanford University on:35:41. PAPER

Add to Reading List

Source URL: brianyu.org

Language: English - Date: 2017-03-21 04:13:58
    32Elliptic curve cryptography on FPGAs: How fast can we go with a single chip? Kimmo Järvinen Department of Information and Computer Science Aalto University, Finland

    Elliptic curve cryptography on FPGAs: How fast can we go with a single chip? Kimmo Järvinen Department of Information and Computer Science Aalto University, Finland

    Add to Reading List

    Source URL: users.ics.aalto.fi

    Language: English - Date: 2011-07-19 11:03:52
      33myCSoC: Design Explorations With Your Configurable System on a Chip

      myCSoC: Design Explorations With Your Configurable System on a Chip

      Add to Reading List

      Source URL: www.xess.com

      Language: English - Date: 2013-08-19 04:50:17
        34Acting Maritime Administrator Paul “Chip” Jaenichen National Maritime Strategy Symposium Prepared Remarks

        Acting Maritime Administrator Paul “Chip” Jaenichen National Maritime Strategy Symposium Prepared Remarks

        Add to Reading List

        Source URL: www.marad.dot.gov

        Language: English - Date: 2015-04-06 12:22:22
          35TAKE AWAY FISH Mayfair Classic Fried cod or haddock, chips, mushy peas, tartar sauce & chip shop curry sauce

          TAKE AWAY FISH Mayfair Classic Fried cod or haddock, chips, mushy peas, tartar sauce & chip shop curry sauce

          Add to Reading List

          Source URL: www.mayfairchippy.com

          Language: English - Date: 2018-07-11 08:46:20
            36Architecting On-Chip DRAM Cache for Simultaneous Miss Rate and Latency Reduction Fazal Hameed, Lars Bauer, Member, IEEE, and Jörg Henkel, Senior Member, IEEE Abstract—On-chip DRAM cache has been recently employed in t

            Architecting On-Chip DRAM Cache for Simultaneous Miss Rate and Latency Reduction Fazal Hameed, Lars Bauer, Member, IEEE, and Jörg Henkel, Senior Member, IEEE Abstract—On-chip DRAM cache has been recently employed in t

            Add to Reading List

            Source URL: cesweb.itec.kit.edu

            Language: English - Date: 2015-10-04 05:30:28
              37Introduction to ASICs ni logic Pvt. Ltd., Pune The Wonderful World of Silicon About every two years, the number of transistors on a CMOS silicon chip doubles and the clock speed doubles… ..This rate of improvement wil

              Introduction to ASICs ni logic Pvt. Ltd., Pune The Wonderful World of Silicon About every two years, the number of transistors on a CMOS silicon chip doubles and the clock speed doubles… ..This rate of improvement wil

              Add to Reading List

              Source URL: www.ni2designs.com

              Language: English - Date: 2018-04-17 04:20:35
                38FTDI Announces Formation of Separate Company Focussed Specifically on MCU & Display-Related Products In order to better serve the broadening range of markets it has developed products for, FTDI Chip has established a new

                FTDI Announces Formation of Separate Company Focussed Specifically on MCU & Display-Related Products In order to better serve the broadening range of markets it has developed products for, FTDI Chip has established a new

                Add to Reading List

                Source URL: www.ftdichip.cn

                Language: English - Date: 2016-12-20 01:58:56
                  39LECTURE 5. BINARY COUNTER Before starting with counters there is some vital information that needs to be understood. The most important is the fact that since the outputs of a digital chip

                  LECTURE 5. BINARY COUNTER Before starting with counters there is some vital information that needs to be understood. The most important is the fact that since the outputs of a digital chip

                  Add to Reading List

                  Source URL: hibp.ecse.rpi.edu

                  Language: English - Date: 2002-03-09 18:30:30
                    40The Future of Proof-of-Work How custom hardware contributes to blockchain scaling – Chen Min About me Chen Min (Chip Architect)

                    The Future of Proof-of-Work How custom hardware contributes to blockchain scaling – Chen Min About me Chen Min (Chip Architect)

                    Add to Reading List

                    Source URL: stanford2017.scalingbitcoin.org

                    Language: English - Date: 2017-11-07 06:43:07