Back to Results
First PageMeta Content
Instruction set architectures / Reconfigurable computing / Fabless semiconductor companies / Xilinx / Field-programmable gate array / RISC-V / Reduced instruction set computing


RISC-V on Sakura-G Advisor(s): Thomas Unterluggauer Institute for Applied Information Processing and Communications (IAIK) Graz University of Technology, Austria Motivation
Add to Reading List

Document Date: 2015-09-08 06:00:03


Open Document

File Size: 737,80 KB

Share Result on Facebook