Back to Results
First PageMeta Content
Central processing unit / Instruction set architectures / X86 architecture / Assembly languages / Microcode / Emulator / X86 / CPU cache / Branch predictor / Computer architecture / Computing / Computer hardware


Fast Microcode Interpretation with Transactional Commit/Abort Jens Tr¨oger Darek Mihoˇcka Pardo
Add to Reading List

Document Date: 2013-08-18 08:51:33


Open Document

File Size: 313,40 KB

Share Result on Facebook

Company

RIO / Intel / /

Currency

pence / /

/

Facility

Visual Studio / _load32 Handler Handler Handler Handler Handler _post-load Arch / /

IndustryTerm

host processor / media content / legacy software / controlled software environment / web browsers / web browser / host systems / user-mode applications / instrumentation tools / output devices / accessible operating systems / real-world applications / system level software / computer systems / user applications / call site / individual user-mode applications / timer device / software threads / x86 processors / unmodified operating systems / call/return hardware / cloud computing / i7 processors / guest software stack / guest software / /

OperatingSystem

Mac OS X / Linux / Suse Linux / BSD / Microsoft Windows / GNU / /

Person

Decode / AL FSTENV FNSAVE FXSAVE CALL / Jens Tr¨oger Darek / /

/

Position

decodeand-dispatch interpreter / ISA interpreter / translator / ISA interpreter for functional system simulation / scode interpreter / microcode interpreter for functional system simulation / functional system-level interpreter / manager for IO dispatch / interpreter / device manager / binary translator / special interpreter / microcode interpreter / representative / classical interpreter / /

Product

x86 / /

ProgrammingLanguage

C / C++ / /

RadioStation

Core / /

Technology

i7 processors / Linux / Crusoe / operating system / operating systems / VLIW processors / CMP / host processor / Efficeon processors / paging / simulation / x86 processors / /

SocialTag