1![eSi-1600 – 16-bit, low-cost & low-power CPU EnSilica’s eSi-1600 CPU IP core is an extremely small, low-cost and low-power processor ideal for integration into ASIC and/or FPGA designs. It offers similar performance t eSi-1600 – 16-bit, low-cost & low-power CPU EnSilica’s eSi-1600 CPU IP core is an extremely small, low-cost and low-power processor ideal for integration into ASIC and/or FPGA designs. It offers similar performance t](https://www.pdfsearch.io/img/a3e6a6167a78f42b4106bef5802e7fe7.jpg) | Add to Reading ListSource URL: www.avant-tek.comLanguage: English - Date: 2014-10-14 01:56:25
|
---|
2![Power and Energy Code Profiling in Pharo Alexandre Bergel Pleiad Lab, DCC, University of Chile Abstract Power and Energy Code Profiling in Pharo Alexandre Bergel Pleiad Lab, DCC, University of Chile Abstract](https://www.pdfsearch.io/img/789345e8aceba06e1251d6fb41b7f88a.jpg) | Add to Reading ListSource URL: dl.dropboxusercontent.comLanguage: English |
---|
3![SIMGREEN 101 Energize your publications with SIMGRID Power-up (or down) your application with SIMGRID Da SimGrid Team June 11, 2015 SIMGREEN 101 Energize your publications with SIMGRID Power-up (or down) your application with SIMGRID Da SimGrid Team June 11, 2015](https://www.pdfsearch.io/img/55ae5ad0e56697dd91ab315e53ad812d.jpg) | Add to Reading ListSource URL: simgrid.gforge.inria.frLanguage: English - Date: 2015-06-11 05:13:43
|
---|
4![ChapterIntroduction ChapterIntroduction](https://www.pdfsearch.io/img/805d723f95870a5c67fdfad535252f4e.jpg) | Add to Reading ListSource URL: www.warthman.comLanguage: English - Date: 2003-03-07 17:54:29
|
---|
5![Monitoring Performance and Power for Application Characterization with the Cache-aware Roofline Model Diogo Ant˜ao, Lu´ıs Tani¸ca, Aleksandar Ilic, Frederico Pratas, Pedro Tom´as, and Leonel Sousa INESC-ID / Institu Monitoring Performance and Power for Application Characterization with the Cache-aware Roofline Model Diogo Ant˜ao, Lu´ıs Tani¸ca, Aleksandar Ilic, Frederico Pratas, Pedro Tom´as, and Leonel Sousa INESC-ID / Institu](https://www.pdfsearch.io/img/3812b6141853850755d4eb3a7df2fc64.jpg) | Add to Reading ListSource URL: www.inesc-id.ptLanguage: English - Date: 2015-03-03 11:08:46
|
---|
6![Using Offline Bitstream Analysis for Power-Aware Video Decoding in Portable Devices Yicheng Huang Samarjit Chakraborty Using Offline Bitstream Analysis for Power-Aware Video Decoding in Portable Devices Yicheng Huang Samarjit Chakraborty](https://www.pdfsearch.io/img/c97d87f4825ab4038a5fc011150fcfdc.jpg) | Add to Reading ListSource URL: www.smcnus.orgLanguage: English - Date: 2013-09-27 01:18:39
|
---|
7![A System for Online Power Prediction in Virtualized Environments Using Gaussian Mixture Models A System for Online Power Prediction in Virtualized Environments Using Gaussian Mixture Models](https://www.pdfsearch.io/img/78296acf8e25bc5655e059e417fd20b0.jpg) | Add to Reading ListSource URL: seelab.ucsd.eduLanguage: English - Date: 2012-06-04 16:50:20
|
---|
8![Press Release Page 1 of 3 NVIDIA to Acquire PortalPlayer Combination to Create Application Processors to Power Next Generation of Consumer Mobile Devices Press Release Page 1 of 3 NVIDIA to Acquire PortalPlayer Combination to Create Application Processors to Power Next Generation of Consumer Mobile Devices](https://www.pdfsearch.io/img/0c4931d15d3a06332b5b1c5d85444b77.jpg) | Add to Reading ListSource URL: www.bandangels.comLanguage: English - Date: 2008-01-26 01:16:19
|
---|
9![The Semantics of Power and ARM Multiprocessor Machine Code Jade Alglave2 Anthony Fox1 Samin Ishtiaq3 Magnus O. Myreen1 The Semantics of Power and ARM Multiprocessor Machine Code Jade Alglave2 Anthony Fox1 Samin Ishtiaq3 Magnus O. Myreen1](https://www.pdfsearch.io/img/d5d03b94d2d0f61cdc6a0f5eacf02255.jpg) | Add to Reading ListSource URL: www0.cs.ucl.ac.ukLanguage: English - Date: 2012-09-10 07:41:00
|
---|
10![AMD WHITE PAPER Migrating Low-Power And Cost-Sensitive X86-Based Designs To Next Gen Technology The AMD G-T16R Accelerated Processing Unit (APU) represents the latest APU configuration of the AMD G-Series AMD WHITE PAPER Migrating Low-Power And Cost-Sensitive X86-Based Designs To Next Gen Technology The AMD G-T16R Accelerated Processing Unit (APU) represents the latest APU configuration of the AMD G-Series](https://www.pdfsearch.io/img/7c5dc655523300ec392473f5b9853adc.jpg) | Add to Reading ListSource URL: www.amd.comLanguage: English - Date: 2014-02-17 10:36:20
|
---|