SystemC

Results: 132



#Item
21

PDF Document

Add to Reading List

Source URL: www.systemc.co.jp

- Date: 2009-07-31 02:51:38
    22RICE UNIVERSITY  Dynamic Assertion-Based Verification for SystemC by Deian Tabakov A Thesis Submitted

    RICE UNIVERSITY Dynamic Assertion-Based Verification for SystemC by Deian Tabakov A Thesis Submitted

    Add to Reading List

    Source URL: www.cs.rice.edu

    Language: English - Date: 2010-10-21 14:08:57
      23Monitoring Temporal SystemC Properties Deian Tabakov Moshe Y. VardiMain Str. MS-132

      Monitoring Temporal SystemC Properties Deian Tabakov Moshe Y. VardiMain Str. MS-132

      Add to Reading List

      Source URL: www.cs.rice.edu

      Language: English - Date: 2010-05-27 23:54:13
        24Advancing system-level verification using UVM in SystemC Martin Barnasconi, NXP Semiconductors François Pêcheux, University Pierre and Marie Curie Thilo Vörtler, Fraunhofer IIS/EAS

        Advancing system-level verification using UVM in SystemC Martin Barnasconi, NXP Semiconductors François Pêcheux, University Pierre and Marie Curie Thilo Vörtler, Fraunhofer IIS/EAS

        Add to Reading List

        Source URL: www.accellera.org

        Language: English - Date: 2015-05-14 17:26:29
          25Assertion-Based Flow Monitoring of SystemC Models Sonali Dutta Moshe Y. Vardi

          Assertion-Based Flow Monitoring of SystemC Models Sonali Dutta Moshe Y. Vardi

          Add to Reading List

          Source URL: www.cs.rice.edu

          Language: English - Date: 2014-08-26 15:23:08
          26CyberWorkBench® High-Level Synthesis and Verification by: SystemC  High-Level Synthesis and Verification

          CyberWorkBench® High-Level Synthesis and Verification by: SystemC High-Level Synthesis and Verification

          Add to Reading List

          Source URL: www.aldec.com

          Language: English - Date: 2013-08-07 16:44:00
          27Riviera-PRO™ Advanced Verification  Verification Platform Riviera-PRO™ addresses verification needs of engineers crafting tomorrow’s cutting-edge FPGA and SoC devices. Riviera-PRO enables the ultimate testbench pro

          Riviera-PRO™ Advanced Verification Verification Platform Riviera-PRO™ addresses verification needs of engineers crafting tomorrow’s cutting-edge FPGA and SoC devices. Riviera-PRO enables the ultimate testbench pro

          Add to Reading List

          Source URL: www.aldec.com

          Language: English - Date: 2015-05-05 17:04:52
          28Homa Alemzadeh 246 Coordinated Science Lab, MC 228 CONTACT INFORMATION 1308 W. Main St. Urbana, IL 61801

          Homa Alemzadeh 246 Coordinated Science Lab, MC 228 CONTACT INFORMATION 1308 W. Main St. Urbana, IL 61801

          Add to Reading List

          Source URL: users.crhc.illinois.edu

          Language: English - Date: 2015-05-01 15:47:10
          29High-level Analysis for Reconfiguration of a Fault Tolerant Mesh-based NoC Architecture Using Transaction Level Modeling Homa Alemzadeh1, Fatemeh Refan1, Paolo Prinetto2, Zainalabedin Navabi1 1  CAD Research Laboratory

          High-level Analysis for Reconfiguration of a Fault Tolerant Mesh-based NoC Architecture Using Transaction Level Modeling Homa Alemzadeh1, Fatemeh Refan1, Paolo Prinetto2, Zainalabedin Navabi1 1 CAD Research Laboratory

          Add to Reading List

          Source URL: users.crhc.illinois.edu

          Language: English - Date: 2015-05-01 15:47:10
          30Titre du stage : Approche structurelle pour produire des modèles de simulation SystemC-TLM d’architectures matérielles intégrant des descriptions de systèmes de gestion de puissance. Durée du Stage : 6 mois Date d

          Titre du stage : Approche structurelle pour produire des modèles de simulation SystemC-TLM d’architectures matérielles intégrant des descriptions de systèmes de gestion de puissance. Durée du Stage : 6 mois Date d

          Add to Reading List

          Source URL: leat.unice.fr

          Language: French - Date: 2015-01-16 12:27:13