Superscalar

Results: 138



#Item
1Superscalar programming 101 _parts 1-5_

Superscalar programming 101 _parts 1-5_

Add to Reading List

Source URL: www.quickthreadprogramming.com

Language: English - Date: 2012-05-03 14:20:39
2Contacts:  Jim Ormond

Contacts: Jim Ormond

Add to Reading List

Source URL: awards.acm.org

Language: English - Date: 2016-05-18 11:44:53
3Security Analysis of x86 Processor Microcode Daming D. Chen Gail-Joon Ahn  Arizona State University

Security Analysis of x86 Processor Microcode Daming D. Chen Gail-Joon Ahn Arizona State University

Add to Reading List

Source URL: www.dcddcc.com

Language: English - Date: 2016-08-05 04:38:17
4T9000 - superscalar transputer Richard Forsyth Bob Krysiak Roger Shepherd INrvl0S Limited - SGS-Thomson Microelectronics

T9000 - superscalar transputer Richard Forsyth Bob Krysiak Roger Shepherd INrvl0S Limited - SGS-Thomson Microelectronics

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2013-07-27 22:44:50
5Parallel computing / Guang Gao / Computer architecture / Software pipelining / Symposium on Parallelism in Algorithms and Architectures / Superscalar processor / Dataflow architecture / Instruction-level parallelism / Data-intensive computing / XPL / Rock / Josh Fisher

DOC Document

Add to Reading List

Source URL: www.capsl.udel.edu

Language: English - Date: 2015-02-12 15:30:49
6The Superblock: An Eective Technique for VLIW and Superscalar Compilation Wen-mei W. Hwu Nancy J. Warter  Scott A. Mahlke

The Superblock: An E ective Technique for VLIW and Superscalar Compilation Wen-mei W. Hwu Nancy J. Warter Scott A. Mahlke

Add to Reading List

Source URL: web.eecs.umich.edu

Language: English - Date: 2002-02-15 20:03:23
    72013 IEEE Computer Society Annual Symposium on VLSI  A Study on Polymorphing Superscalar Processor Dynamically to Improve Power Efficiency  Keywords-Core Morphing; Asymmetric Multicore Processor (AMP);

    2013 IEEE Computer Society Annual Symposium on VLSI A Study on Polymorphing Superscalar Processor Dynamically to Improve Power Efficiency Keywords-Core Morphing; Asymmetric Multicore Processor (AMP);

    Add to Reading List

    Source URL: euler.ecs.umass.edu

    Language: English - Date: 2013-11-15 15:34:59
      8The finite state automaton based pipeline hazard recognizer and instruction scheduler in GCC Vladimir N. Makarov Red Hat

      The finite state automaton based pipeline hazard recognizer and instruction scheduler in GCC Vladimir N. Makarov Red Hat

      Add to Reading List

      Source URL: gcc.cybermirror.org

      Language: English - Date: 2004-08-29 18:00:00
      9Runtime Aware Architectures  Prof. Mateo Valero Director of BSC    Design of Superscalar Processors

      Runtime Aware Architectures Prof. Mateo Valero Director of BSC   Design of Superscalar Processors

      Add to Reading List

      Source URL: www.exascale.org

      Language: English - Date: 2015-01-29 07:24:49